

7 a first plurality of metal floods connected to the respective plated holes to
8 form a plurality first plates, the first metal floods on the first plane;
9 a second signal path on the second plane; and
10 a second plurality metal floods connected to the second signal path to form a
11 plurality of second plates above the respective first plates, the second plate on the second
12 plane.

1 2. (Previously Amended) The apparatus of claim 1 wherein each set of first and
2 second plates form a capacitance.

1 3. (Cancelled)

1 4. (Cancelled)

1 5. (Previously Amended) The apparatus of claim 1 wherein the first and second
2 signal paths are adjacent to each other.

1 6. (Previously Amended) The apparatus of claim 1 wherein the first plane is a
2 ground plane or a power plane.

1 7. (Previously Amended) The apparatus of claim 6 wherein each of the first
2 metal floods is an isolated area in the first plane.

1 8. (Currently Amended) A method comprising:
2 providing a dielectric material having a first plane and a second plane opposite
3 the first plane;
4 connecting a first signal path to said first plane via a plurality of plated holes
5 formed through the dielectric material at different locations along said first signal path, the
6 first signal path on said second plane;
7 forming a plurality of first plates by connecting a plurality of first metal floods
8 to the respective plated holes, the first metal floods on the first plane; and
9 connecting a plurality of second metal flood to a second signal path on the
10 second plane to form a plurality of second plates above the respective first plates.

1 9. (Original) The method of claim 8 wherein the first and second plates form a
2 capacitance.

1 10. (Cancelled)

1 11. (Cancelled)

1 12. (Previously Amended) The method of claim 8 wherein the first and second
2 signal paths are adjacent to each other.

1 13. (Previously Amended) The method of claim 8 wherein the first plane is a
2 ground plane or a power plane.

1 14. (Previously Amended) The method of claim 13 wherein each of the first
2 metal floods is an isolated area in the first plane.

1 15. (Cancelled)

1 16. (Cancelled)

1 17. (Cancelled)

1 18. (Cancelled)

1 19. (Cancelled)

1 20. (Cancelled)

1 21. (Cancelled)

1 22. (Cancelled)

1 23. (Currently Amended) The apparatus of claim 2 further comprising a second
2 dielectric material disposed on said first plane of said dielectric material and a third dielectric
3 disposed on said second plane of said dielectric material, wherein the capacitance is a buried
4 intersignal capacitance.

1 24. (Cancelled)

1 25. (Currently Amended) The method of claim 9 forming a second dielectric
2 material on said first plane of said dielectric material, and forming a third dielectric material
3 on said second plane of said dielectric material, wherein the capacitance is a buried
4 intersignal capacitance.

1 26. (Cancelled)

1 27. (Cancelled)

1 28. (Previously Amended) An apparatus comprising:
2 a printed circuit board;
3 a first transmission line on a first layer of the printed circuit board;
4 a second transmission line on the first layer of the printed circuit board; and
5 a plurality of capacitors connected to the first transmission line and the second
6 transmission line at different locations, each of the capacitor comprising:
7 a first plate connected to the first transmission line by a plated hole, the first
8 plate on a second layer of the printed circuit board;
9 a second plate connected to the second transmission line, the second plate on
10 the first layer of the printed circuit board; and
11 a dielectric layer between the first plate and the second plate, the dielectric
12 layer between the first layer of the printed circuit board and the second layer of the printed
13 circuit board.

1 29. (Previously Added) The apparatus of claim 28 wherein the first plate is above
2 the second plate.

1 30. (Previously Added) The apparatus of claim 28 wherein the second plate is
2 above the first plate.

1 31. (Previously Added) The apparatus of claim 28 wherein the capacitor is a
2 buried intersignal capacitor.

1 32. (Previously Added) The apparatus of claim 31 wherein the buried intersignal
2 capacitor mode compensates to improve signal quality in the printed circuit board.

1 33. (Previously Added) The apparatus of claim 32 wherein the buried intersignal
2 capacitor matches the propagation speed of odd-mode switch signals with the propagation
3 speed of even-mode switch signals.

1 34. (Cancelled)

1 35. (Cancelled)

1 36. (Cancelled)

1 37. (Previously Added) The apparatus of claim 28 wherein the first transmission
2 line is adjacent to the second transmission line.

1 38. (Previously Added) The apparatus of claim 28 wherein the first transmission
2 line is inductively coupled to the second transmission line.

1 39. (Previously Added) The apparatus of claim 28 wherein the first transmission
2 line and/or second transmission line are routed as microstrips.

1 40. (Previously Added) The apparatus of claim 28 wherein first transmission line
2 and the second transmission line are routed on surface layers of the printed circuit board.